

In re patent application of: Chuan Hu and Daoqiang Lu
Serial No. Not yet assigned
Filed: Concurrently herewith

**INFORMATION DISCLOSURE CITATION
FORM PTO-1449 (Modified)**

U.S. PATENT DOCUMENTS

<u>Exam</u>	<u>Document</u>	<u>Issue</u>	<u>Name</u>	<u>Sub</u>	<u>Class</u>	<u>Sub</u>	<u>Class</u>
<u>Init</u>	<u>Number</u>	<u>Date</u>	<u>Name</u>				
<u>DWJ</u>	<u>Ref</u>	<u>6,471,115 B1</u>	<u>10/29/2002</u>	<u>Ijuin et al.</u>			
		<u>6,495,397 B2</u>	<u>12/17/2002</u>	<u>Kubota et al.</u>			

FOREIGN PATENT DOCUMENTS

<u>Exam</u>	<u>Document</u>	<u>Publication</u>	<u>Country</u>	<u>Name</u>
<u>Init</u>	<u>Number</u>	<u>Date</u>		

OTHER DOCUMENTS

<u>Exam</u>	<u>Ref</u>	<u>Author, Title, Date, Pertinent Pages, Etc.)</u>
<u>DWJ</u>		Klink et al., "Innovative Packaging Concepts for Ultra Thin Integrated Circuits," <i>IEEE 2001 Electronic Components and Technology Conference</i> , 5 pages (2001).
<u>DWJ</u>		Dodd et al., "Impact of Substrate Thickness on Single-Event Effects in Integrated Circuits," <i>IEEE Transactions on Nuclear Science</i> , Vol. 48, No. 6, p. 1865-1871 (December 2001).
<u>DWJ</u>		Sunohara et al., "Development of Wafer Thinning and Double-Sided Bumping Technologies for the Three-Dimensional Stacked LSI," <i>IEEE 2002 Electronic Components and Technology Conference</i> , p. 238-245 (2002). http://www.webelements.com/webelements/elements/text/Au/enth.html , Mark Winter, <i>The University of Sheffield</i> , 4 pages (3/6/2003).
<u>DWJ</u>		"Some Practical Suggestions for Solder Preform Design," <i>Indium Corporation of America</i> , 1 page (prior to 5/12/03).
		"Mechanical Enabling for the Intel® Pentium® 4 Processor in the 478-Pin Package," <i>Intel Corporation</i> (October 2001).

Examiner: David K. Ong

Date Considered: 1/22/05